View ICS1894-4011_4325479.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

datasheet 10base-t/100base-tx integrated phyceiver with rmii interface ics1894-40 idt? 10base-t/100base-tx integrated phyceiver with rmii interface 1 ics1894-40 rev j 020811 description the ics1894-40 is a low-power, physical-layer device (phy) that supports the iso/iec 10base-t and 100base-tx carrier-sense multiple access/collision detection (csma/cd) ethernet standards, iso/iec 8802.3. it is intended for rmii/mii, node/repeater applications and includes the auto-mdix feature that automatically corrects crosso ver errors in plant wiring. the ics1894-40 incorporates digital-signal processing (dsp) control in its physic al-medium dependent (pmd) sub-layer. as a result, it can transmit and receive data on unshielded twisted-pair (utp ) category 5 cables with attenuation in excess of 24 db at 100mhz. the ics1894-40 provides a serial-management interface for exchanging command and status information with a station-management (sta) entity. the ics1894-40 media-dependent interface (mdi) can be configured to provide either half-duplex or full-duplex operation at data rates of 10 mb/s or 100mb/s. in addition, the ics1894-40 includes a programmable led and interrupt output function. the led outputs can be configured through registers to indicate the occurance of certain events such as link, collision, activity, etc. the purpose of the programmable interrupt output is to notify the phy controller device immediately when a certain event happens instead of having the phy controller continuously poll the phy. the events that could be used to generate interrupts are: receiver error, jabber, page received, parallel detect fault, link partner acknowledge, link status change, auto-negotiation complete, remote fault, collision, etc. the ics1894-40 has deep power modes that can result in significant power savings when the link is broken. applications: nic cards, pc motherboards, switches, routers, dsl and cable modems, game machines, printers, network connected appliances, and industrial equipment. features ? supports category 5 cables and above with attenuation in excess of 24db at 100 mhz. ? single-chip, fully integrated phy provides pcs, pma, pmd, and autoneg sub layers functions of ieee standard. ? 10base-t and 100base-tx ieee 8802.3 compliant ? miim (mdc/mdio) management bus for phy register configuration ? rmii interface support with external 50 mhz system clock ? single 3.3v power supply ? highly configurable, supports: ? media independent interface (mii) ? auto-negotiation with parallel detection ? node applications, managed or unmanaged ? 10m or 100m full and half-duplex modes ? loopback mode for diagnostic functions ? auto-mdi/mdix crossover correction ? low-power cmos (typically 300 mw) ? power-down mode (typically 21mw) ? clock and crystal supported in mii mode ? programmable leds ? interrupt output pin ? fully integrated, dsp-based pmd includes: ? adaptive equalization and baseline-wander correction ? transmit wave shaping and stream cipher scrambler ? mlt-3 encoder and nrz/nrzi encoder ? core power supply (3.3 v) ? 3.3 v/1.8 v vddio operation supported ? smart power control with deep power down feature ? available in 40-pin (6mm x 6mm) qfn package, pb-free ? industrial temp and lead free
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 2 ics1894-40 rev j 020811 block diagram pin assignment clock power leds and phy address twisted- pair interface to magnetics modules and rj45 connector integrated switch mii extended register set interface mux pcs ? framer ? crs/col detection ? parallel to serial ?4b/5b auto- negotiation 10base-t 100base-t tp_pmd ?mlt-3 ? stream cipher ? adaptive equalizer ? baseline wander correction pma ? clock recovery ? link monitor ? signal detection ? error detection low-jitter clock synthesizer configuration and status 10/100 mii/rmii mac interface mii management interface smart power control block 1 40-pin mlf tp_ap tp_bn si/led4 nod/rxer ansel/rxclk rmii/rxdv fdpx/rxd0 txd3 p0/led0 vdd reset_n 11 21 31 vss tp_an tp _bp vdd vddd amdix vss mdio mdc amdixrxd3 p3/rxd2 rxtr1rxd1 speed/txclk txer txd0 txd1 txd2 vddio refout refin p1/led1 p2/int p4/led2 hwsw/crs regpin/col tcsr txen led3 nlg40 without ground connecting to thermal pad speed 1 40 - pin mlf tp_ap tp_bn si/led4 nod/rxer ansel/rxclk rmii/rxdv fdpx/rxd0 txd3 p0/led0 vdd reset_n 11 21 31 vss tp_an tp_bp vdd vddd amdix vss mdio mdc amdixrxd3 p3/rxd2 rxtr1rxd1 speed/txclk txer txd0 txd1 txd2 vddio refout refin p1/iso/led1 p2/int p4/led2 hwsw/crs regpin/col tcsr txen led3 nlg40 without ground connecting to thermal pad speed
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 3 ics1894-40 rev j 020811 pin descriptions pin number pin name pin type pin description 1 amdix in/ipu amdix enable 2 tp_ap aio twisted pair port a (for either transmit or receive) positive signal 3 tp_an aio twisted pair port a (for either transmit or receive) negative signal 4 vss ground connect to ground. 5 vdd power 3.3v power supply 6 tp_bn aio twisted pair port b (for either transmit or receive) negative signal 7 tp_bp aio twisted pair port b (for either transmit or receive) positive signal 8 vdd power 3.3v power supply 9 tcsr aio transmit current bias pin, connected to vdd and ground via two resistors. 10 vss ground connect to ground. 11 reset_n input hardware reset fo r the whole chip (active low) 12 p2/int io/ipd phy address bit 2 as input (during power on reset and hardware reset) interrupt output as output (default active low, can be programmed to active high) 13 mdio io management data input/output 14 mdc input management data clock 15 vddio power 3.3 v io power supply. 16 hwsw/ crs io/ipd hardware/software control for phy speed as input (during power on reset and hardware reset) and crs output in mii mode. 17 regpin/ col io/ipd full register access enable as input (during power on reset and hardware reset) and col output in mii mode 18 amdix/rxd3 io/ipu amdix hardware enable as input (during power on reset and hardware reset) receive data bit 3 as output in mii mode 19 p3/rxd2 io/ipd phy address bit 3 as input (during power on reset and hardware reset) receive data bit 2 as output in mii mode 20 rxtri/ rxd1 io/ipd rx isolate enable (during power on reset and hardware reset) received data bit 1 as output in both rmii and mii modes 21 si/led4 io/ipd mii/si mode select as input (during power on reset and hardware reset) and led #4 as output 22 fdpx/ rxd0 io/ipu full duplex enable (during power on reset and hardware reset) received data bit 0 as output in both rmii and mii modes. 23 rmii/rxdv io/ipd rmii/mii select as input (during power on reset and hardware reset) receive data valid in mii mode and crs_dv in rmii mode as output 24 speed ipu 10/100m input select. 1 = 100m mode, 0 = 10m mode. 25 txer in txer input 26 ansel/ rxclk9 io/ipu auto-negotiation enable(during power on reset and hardware reset) receive clock as output in mii mode 27 nod/ rxer io/ipd node/repeater select (during power on reset and hardware reset) receive error as output in mii mode
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 4 ics1894-40 rev j 020811 notes: 1. aio: analog input/output pad. io: digital input/output. in/ipu: digital input with internal 20k pull-up. in/ipd: digital input with internal 20k pull-down. io/ipu: digital input/output with internal 20k pull-up. io/ipd: digital input/output with internal 20k pull-down. 2. mii rx mode: the rxd[3..0] bits are synchronous with rxclk. when rxdv is asserted, rxd[3..0] presents valid data to mac on the mii interface. rxd[ 3..0] is invalid when rxdv is de-asserted. 3. rmii rx mode: the rxd[1:0] bits are synchronous with refin. for each clock period in which crs_dv is asserted, two bits of recovered data are sent from the phy to the mac. 4. mii tx mode: the txd[3..0] bits are synchronous with txclk. when txen is asserted, txd[3..0] presents valid data from the mac on the mii interface. txd[3..0] has no effect when txen is de-asserted. 5. rmii tx mode: the txd[1:0] bits are synchronous with refin. for each clock period in which tx_en is asserted, two bits of data are received by the phy from the mac. 28 speed/ txclk io/ipu 10m/100m select as input (during power on reset and hardware reset) transmit clock as output in mii mode 29 txen input transmit enable for both rmii and mii modes 30 txd0 input transmit data bit 0 for both rmii and mii modes 31 vddd power core power supply 32 led3 io/ipu led3 output 33 txd1 input transmit data bit 1for both rmii and mii modes 34 txt2 input transmit data bit 2 for mii mode 35 txd3 input transmit data bit 3 for mii mode 36 ref_out output 25 mhz crystal output 37 ref_in input 25 mhz crystal (or clock) input for mii mode. 50mhz clock input for rmii mode 38 p4/led2 io/ipu phy address bit 4 as input (always latched high during power on reset and hardware reset) and led # 2 as output 39 p0/led0 io phy address bit 0 as input (during power on reset and hardware reset) and led # 0(function configurable, default is "activity/no activity") as output 40 p1/iso/led1 io phy address bit 1 as input (during power on reset and hardware reset) and led # 1 (function configurable, default is "10/100 mode") as output pin number pin name pin type pin description
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 5 ics1894-40 rev j 020811 strapping options 1. io/ipu = digital input with internal 20k pull-up during power on reset/hardware reset; output pin otherwise. 2. io/ipd = digital input with internal 20k pull-down during power on reset/hardware reset; output pin otherwise. 3. if rxtri/rxd1 pin is latched high during power on reset/ hardware reset, p1/iso/led1 functions as rx real time isolation control input after latch an d led1 function will be disabled. functional description the ics1894-40 is an ethernet phyceiver. during data transmission, it accepts sequen tial nibbles/di-bits from the mac (media access control), converts them into a serial bit stream, encodes them, and transmits them over the medium through an external isolation transformer. when receiving data, the ics1894-40 converts and decodes a serial bit stream (acquired from an isolation transformer that interfaces with the medium) into sequential nibbles/di-bits. it subsequently presents these nibbles/di-bits to the mac interface. pin number pin name pin type 1 pin function 1 amdix in/ipu 1 = amdix enable 0 = amdix disable 16 hwsw /crs io/ipd hardware pin select enable. active during power-on and hardware reset. 17 regpin /col io/ipd full register access enable. active during power-on and hardware reset. 18 amdix /rxd2 io/ipu 1 = amdix enable 0 = amdix disable 38 p4 /led2 io/ipu the phy address is set by p[4:0] at power-on reset. p0 and p1 must have external pull-up or pull-down to set address at start up. 19 p3 /rxd2 io/ipd 12 p2 /int io/ipd 40 p1/iso/led1 io/ 39 p0 /led0 io/ 21 si /led4 io/ipd mii/si mode select. active during power-on and hardware reset. 20 rxtri /rxd1 io/ipd 1=realtime receiver isolation enable 3 ; 0=rx output enable 22 fdpx /rxd0 io/ipu 1=full duplex 0=half duplex ignored if auto negotiation is enabled 23 rmii/ rxdv io/ipd [1x]=rmii mode [01]=si mode (serial interface mode) [00]=mii mode 24 speed io/ipu 1=100m mode 0=10m mode 26 ansel /rxclk io/ipu 1=enable auto negotiation 0=disable auto negotiation 27 nod/ rxer io/ipd 0=node mode 1=repeater mode 28 speed/ txclk io/ipu 1=100m mode 0=10m mode ignored if auto negotiation is enabled 32 led3 io/ipu led3 output
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 6 ics1894-40 rev j 020811 the ics1894-40 implements the osi model?s physical layer, consisting of the followin g, as defined by the iso/iec 8802-3 standard: ? physical coding sublayer (pcs) ? physical medium attachment sublayer (pma) ? physical medium dependent sublayer (pmd) ? auto-negotiation sublayer the ics1894-40 is transparent to the next layer of the osi model, the link layer. the link layer has two sublayers: the logical link control sublayer and the mac sublayer. the ics1894-40 can interface directly with the mac via mii/rmii interface signals. the ics1894-40 transmits framed packets acquired from its mac interface and receives encapsulated packets from another phy, which it translates and presents to its mac interface. note: as per the iso/iec standard, the ics1894-40 does not affect, nor is it affected by, the underlyi ng structure of the mac frame it is conveying. 100base-tx operation during 100base-tx data transmission, the ics1894-40 accepts packets from the mac and inserts start-of-stream delimiters (ssds) and end-of -stream delimiters (esds) into the data stream. the ics1894-40 encapsulates each mac frame, including the preamble, with an ssd and an esd. as per the iso/iec standard, the ics1894-40 replaces the first octet of each mac preamble with an ssd and appends an esd to the end of each mac frame. when receiving data from the medium, the ics1894-40 removes each ssd and replaces it with the pre-defined preamble pattern before presenting the data on the mac interface. when the ics1894-40 encounters an esd in the received data stream, signifying the end of the frame, it ends the presentation of data on the mac interface. therefore, the local mac receives an unaltered copy of the transmitted frame sent by the remote mac. during periods when mac frames are being neither transmitted nor received, the ics1894-40 signals and detects the idle condition on the link segment. in the 100base-tx mode, the ics1894-40 transmit channel sends a continuous stream of scrambl ed ones to signify the idle condition. similarly, the ics1894-40 receive channel continually monitors its data stream and looks for a pattern of scrambled ones. the results of this signaling and monitoring provide the ics1894-40 with the means to establish the integrity of the link segment between itself and its remote link partner and inform its station management entity (sme) of the link status. 10base-t operation during 10base-t data transmission, the ics1894-40 inserts only the idl delimiter into the data stream. the ics1894-40 appends the idl delimiter to the end of each mac frame. however, since the 10base-t preamble already has a start-of-frame delimiter (sfd), it is not required that the ics1894-40 insert an ssd-like delimiter. when receiving data from the medium (such as a twisted-pair cable), the ics1894-40 uses the preamble to synchronize its receive clock. when the ics1894-40 receive clock establishes lock, it presents the preamble nibbles to the mac interface. in 10m operations, during periods when mac frames are being neither transmitted nor received, the ics1894-40 signals and detects normal link pulses. this action allows the integrity of the link segment with the remote link partner to be established and then reported to the ics1894-40?s sme. auto-negotiation the ics1894-40 conforms to the auto-negotiation protocol, defined in clause 28 of the ieee 802.3u specification. autonegotiation is enabled by either hardware pin strapping (pin 20) or software (register 0h bit 12). auto-negotiation allows link pa rtners to select the highest common mode of operation. link partners advertise their capabilities to each other, and then compare their own capabilities with those they rece ived from their link partners. the highest speed and duplex setting that is common to the two link partners is selected as the mode of operation. the following list shows the speed and duplex operation mode from highest to lowest. ? priority 1: 100base-tx, full-duplex ? priority 2: 100base-tx, half-duplex ? priority 3: 10base-t, full-duplex ? priority 4: 10base-t, half-duplex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 7 ics1894-40 rev j 020811 if auto-negotiation is not supported or the ics1894-40 link partner is forced to bypass auto-negotiation, the ics1894-40 sets its operating mode by observing the signal at its receiver. this is know n as parallel detection, and allows the ics1894-40 to esta blish link by listening for a fixed signal protocol in t he absence of auto-negotiation advertisement protocol. mii management (miim) interface the ics1894-40 supports the ieee 802.3 mii management interface, also known as the management data input / output (mdio) interface. this interface allows upper-layer devices to monitor and control the state of the ics1894-40. an external device with miim capability is used to read the phy status and/or configure the phy settings. additional details on the miim interface can be found in clause 22.2.4.5 of the ieee 802.3u specification. the miim interface consists of the following: ? a physical connection that incorporates the clock line (mdc) and the data line (mdio). ? a specific protocol that operates across the aforementioned physical connection that allows an external controller to communicate with one or more ics1894-40 devices. each ics1894-40 device is assigned a phy address that is set by the p[4:0] strapping pins ? an internal addressable set of thirty-one 8-bit mdio registers. register [0:6] are required, and their functions are defined by the ieee 8 02.3u specification. the additional registers are provided for expanded functionality. the ics1894-40 supports miim in both mii mode and rmii mode. the following table shows the mii management frame format for the ics1894-40. mii management frame format interrupt (int) p2/int (pin 12) is an optional interrupt signal that is used to inform the external controller that there has been a status update in the ics1894-40 phy register. register 23 shows the status of the various interrupts while register 22 controls the enabling/disabling of the interrupts. mii data interface the media independent interface (mii) is specified in clause 22 of the ieee 802.3u specification. it provides a common interface between physical layer and mac layer devices, and has the following key characteristics: ? supports 10mbps and 100mbps data rates. ? uses a 25mhz reference clock, sourced by the phy. ? provides independent 4-bit wide (nibble) transmit and receive data paths. ? contains two distinct groups of signals: one for transmission and the other for reception. the ics1894-40 is configured for mii mode upon power-up or hardware reset with the following: ? a 25mhz crystal connected to refin, refout (pins 7, 36), or an external 25mhz clock source (oscillator) connected to refin preamble start of frame read/write op code phy address bits [4:0] reg address bits [4:0] ta data bits [15:0] idle read 32 1?s 01 10 1aaaa rrrrr z0 dddddddd_dddddddd z write 32 1?s 01 01 00aaa rrrrr 10 dddddddd_dddddddd z
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 8 ics1894-40 rev j 020811 mii signal definition the following table describes the mii signals. refer to clause 22 of the ieee 802.3u specification for detailed information. transmit clock (txclk) txclk is sourced by the phy. it is a continuous clock that provides the timing reference for txen and txd[3:0]. txclk is 2.5mhz for 10mbps operation and 25mhz for 100mbps operation. transmit enable (txen) txen indicates the mac is presenting nibbles on txd[3:0] for transmission. it is asserted synchronously with the first nibble of the preamble and remains asserted while all nibbles to be transmitted are presented on the mii, and is negated prior to the first txclk following the final nibble of a frame. txen transitions synchronously with respect to txclk. transmit data (txd[3:0]) txd[3:0] transitions synchronously with respect to txclk. when txen is asserted, txd[3:0] are accepted for transmission by the phy. txd[3:0] is ?00? to indicate idle when txen is de-asserted. values other than ?00? on txd[3:0] while txen is de-asserted are ignored by the phy. receive clock (rxclk) rxclk provides the timing re ference for rxdv, rxd[3:0], and rxer. ? in 10mbps mode, rxclk is recovered from the line while carrier is active. rxclk is derived from the phy?s reference clock when the line is idle, or link is down. ? in 100mbps mode, rxclk is continuously recovered from the line. if link is down, rxclk is derived from the phy?s reference clock. rxclk is 2.5mhz for 10mbps operation and 25mhz for 100mbps operation. receive data valid (rxdv) rxdv is driven by the phy to indicate that the phy is presenting recovered and decoded nibbles on rxd[3:0]. ? in 10mbps mode, rxdv is asserted with the first nibble of the sfd (start of frame delimiter), and remains asserted until the end of the frame. ? in 100mbps mode, rxdv is asserted from the first nibble of the preamble to the last nibble of the frame. rxdv transitions synchronously with respect to rxclk. receive data (rxd[3:0]) rxd[3:0] transitions synchronously with respect to rxc. for each clock period in which rxdv is asserted, rxd[3:0] transfers a nibble of recovered data from the phy. mii signal name direction (with respect to phy, ics1894-40 signal) direction (with respect to mac) description txclk output input transmit clock (2.5mhz for 10mbps; 25mhz for 100mbps) txen input output transmit enable txd[3:0] input output transmit data [3:0] rxclk output input receive clock (2.5mhz for 10mbps; 25mhz for 100mbps) rxdv output input receive data valid rxd[3:0] output input receive data [3:0] rxer output input, or (not required) receive error crs output input carrier sense col output input collision detection
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 9 ics1894-40 rev j 020811 receive error (rxer) rxer is asserted for one or more rxclk periods to indicate that an error (e.g. a coding error or any error that a phy is capable of detecting, and that may otherwise be undetectable by the mac sub-layer) was detected somewhere in the frame presently being transferred from the phy. rxer transitions synchronously with respect to rxc. while rxdv is de-asserte d, rxer has no effect on the mac. carrier sense (crs) crs is asserted and de-asserted as follows: ? in 10mbps mode, crs assertion is based on the reception of valid preambles. crs de-assertion is based on the reception of an end-of-frame (eof) marker. ? in 100mbps mode, crs is asserted when a start-of-stream delimiter, or /j/k symbol pair is detected. crs is deasserted when an end-of-stream delimiter, or /t/r symbol pair is detected. additionally, the pma layer de-asserts crs if idle symbols are received without /t/r. collision (col) col is asserted in half-d uplex mode whenever the transmitter and receiver are simultaneously active on the line. this is used to inform the mac that a collision has occurred during its transmission to the phy. col transitions asynchronously with respect to txclk and rxclk. reduced mii (rmii) data interface the reduced media independent interface (rmii) specifies a low pin count media independent interface (mii). it provides a common interface between physical layer and mac layer devices, and has the following key characteristics: ? supports 10mbps and 100mbps data rates. ? uses a single 50mhz reference clock provided by the mac or the system board. ? provides independent 2-bit wide (di-bit) transmit and receive data paths. ? contains two distinct groups of signals: one for transmission and the other for reception. in rmii mode, a 50 mhz reference clock is connected to refin(pin 30).
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 10 ics1894-40 rev j 020811 rmii signal definition the following table describes the rmii signals. refe r to rmii specif ication for detailed information. reference clock (refin) refin is sourced by the mac or system board. it is a continuous 50mhz clock that provides the timing reference for tx_en, txd[1:0], crs_dv, rxd[1:0], and rx_er. transmit enable (tx_en) tx_en indicates that the mac is presenting di-bits on txd[1:0] for transmission. it is asserted synchronously with the first nibble of the preamb le and remains asserted while all di-bits to be transmitted are presented on the rmii, and is negated prior to the first re fin following the final di-bit of a frame. tx_en transitions synchronously with respect to refin. transmit data [1:0] (txd[1:0]) txd[1:0] transitions synchronously with respect to refin. when tx_en is asserted, txd[1:0] are accepted for transmission by the phy. txd[1:0] is ?00? to indicate idle when tx_en is de-asserted. values other than ?00? on txd[1:0] while tx_en is de-asserted are ignored by the phy. carrier sense/data valid (crs_dv[rxdv]) crs_dv, identified as rxdv (pin 23), shall be asserted by the phy when the receive medium is non-idle. the specifics of the definition of idle for 10base-t and 100base-x are contained in ieee 802.3 [1] and ieee 802.3u [2]. crs_dv is asserted asynchronously on detection of carrier due to the criteria relevant to the operating mode. that is, in 10base-t mode, when squelch is passed or in 100base-x mode when 2 non-contiguous zeroes in 10 bits are detected carrier is said to be detected. loss of carrier shall result in the deassertion of crs_dv synchronous to the cycle of re fin which presents the first di-bit of a nibble onto rxd[1:0] (i.e. crs_dv is deasserted only on nibble boundaries). if the phy has additional bits to be presented on rxd[1:0] following the initial deassertion of crs_dv, then the phy shall assert crs_dv on cycles of refin which present the second di-bit of each nibble and deassert crs_dv on cycles of refin which present the first di-bit of a nibble. the result is: starting on nibble boundaries crs_dv toggles at 25 mhz in 100mb/s mode and 2.5 mhz in 10mb/s mode when the carrier event ends before the rx_dv signal internal to the phy is deasserted (i.e. the fifo still has bits to transfer when the carrier event ends.) therefore, the mac can accurately recover rx_dv and the carrier event end time. during a false carrier event, crs_dv shall remain asserted for the duration of carrier activity. the data on rxd[1:0] is considered valid once crs_dv is asserted. however, since the assertion of crs_dv is asynchronous relative to refin, the data on rxd[1:0] shall be "00" until proper receive signal decoding takes place (see definition of rxd[1:0] behavior). *note: crs_dv is asserted asynchronously in order to minimize latency of control signals through the phy. receive data [1:0] (rxd[1:0]) rxd[1:0] transitions synchronously to refin. for each clock period in which crs_dv is asserted, rxd[1:0] transfers two bits of recovered data from the phy. rxd[1:0] is "00" to indicate idle when crs_dv is de-asserted. values other than ?00? on rxd[1:0] while crs_dv is de-asserted are ignored by the mac. rmii signal name direction (with respect to phy, ics1894-40 signal) direction (with respect to mac) description refin input input or output synchronous 50 mhz clock reference for receive, transmit and control interface tx_en input output transmit enable txd[1:0] input output transmit data [1:0] rxd[1:0 output input receive data [1:0] rx_er output input, or (not required) receive error crs_dv[rxdv] output input carrier sense/data valid
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 11 ics1894-40 rev j 020811 receive error (rx_er) rx_er is asserted for one or more refin periods to indicate that an error (e.g. a coding error or any error that a phy is capable of detecting, and that may otherwise be undetectable by the mac sub-layer) was detected somewhere in the frame presently being transferred from the phy. rx_er transitions synchronously with respect to refin. while crs_dv is de-asserted, rx_er has no effect on the mac. auto-mdi/mdix crossover the ics1894-40 includes the auto-mdi/mdix crossover feature. in a typical cat 5 ethernet installation the transmit twisted pair signal pins of the rj45 connector are crossed over in the cat 5 wiring to the partners receive twisted pair signal pins and receive twisted pair to the partners transmit twisted pair. this is usually ac complished in the wiring plant. hubs generally wire the rj45 connector crossed to accomplish the crossover. two types of cat 5 cables (straight and crossed) are available to achieve the correct connection. the auto-mdi/mdix feature automatically corrects for miss-wired inst allations by automatically swapping transmit and receive signal pairs at the phy when no link results. au to-mdi/mdix is automatic, but may be disabled for test purposes by writing mdio register 19 bits 9:8 in the mdio register. the auto-mdi/mdix function is independent of auto-negotiation and preceeds auto-negotiation when enabled. auto mdi/mdix table definitions: straight transmit = tp_ap & tp_an receive = tp_bp & tp_bn cross transmit = tp_bp & tp_bn receive = tp_ap & tp_an amdix_en (pin 18) amdix enable pin with 20 kohm pull-up resistor amdix_en [19:9] mdio register 19h bit 9 mdi_mode [19:8] mdio register 19h bit 8 amdix_en (pin 18) amdix_en [reg 19:9] mdi_mode [reg 19:8] tx/rx mdi configuration x 0 0 straight x01 cross 0 1 x straight 1 1 x straight/cross (auto select) default 1 1 0 straight/cross (auto select)
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 12 ics1894-40 rev j 020811 power management the ics1894-40 supports a deep power mode (dpd) that is enabled under the following conditions: 1. the phy is not receiving any signal from the partner (link down) 2. the mac is not transmitting data to the phy (txen low) once the above conditions are met, the phy goes into dpd mode after 32s (typical). the logic internal to the device can be selectively shut down in dpd mode depending on register 24 bits 8-4. block diagram of the different sections of the phy as affected by register 24 bits clock reference interface the refin pin provides the ics1894-40 clock reference interface. the ics1894-40 requires a single clock reference with a frequency of 25 mhz 50 parts per million. this accuracy is necessary to meet the interface requirements of the iso/ieee 8802-3 standard, specifically clauses 22.2.2.1 and 24.2.3.4. the ics1894-40 supports two clock source configurations: a cmos oscilla tor or a cmos driver. the input to refin is cmos (1 0% to 90% vdd), not ttl. alternately, a 25mhz crystal may be used. tpll controlled by register 24.7 xmit_dac controlled by register 24.5 tx_structure if xmit_dac is powered down, this block is high_z out in rx and equalizer controlled by register 24.6 cdr controlled by register 24.4 reference clock 10/100m drive clock bias current bias for rx bias for 10/100m bgap vbg
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 13 ics1894-40 rev j 020811 crystal or oscillator connection 10 pf (optional) ref_in 37 ref_out 36 cmos 50.000 mhz 33 ohm (optional) nc ics1894-40 rmii w/ oscillator input 25 pf ref_in 37 ref_out 36 25.000mhz 25 pf ics1894-40 mii w/ crystal input 10 pf (optional) ref_in 37 ref_out 36 cmos 25.000 mhz 33 ohm (optional) nc mii w/ oscillator input ics1894-40 note: 25 pf crystal load capacitors were required to bring the ppm for the 25 mhz crystal within the 50 ppm on the idt 1894 phy evaluation board. the crystal used had a recommended load capacitance of 18 pf.
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 14 ics1894-40 rev j 020811 if a crystal is used as the clocking source, connect it to both the ref_in (pin 37) and ref_out (pin 36) pins of the ics1894-40. a pair of bypass capacitors on either side of the crystal are connected to ground. the crystal is used in the parallel resonance or anti-resonance mode. the value of the load caps serve to adjust the final frequency of the crystal oscillation. typical applications would use 25 pf load caps. the exact value will be affected by the board routing capacitance on ref_in and ref_out pins. smaller load capacitors raise the frequency of oscillation. once the exact value of load capacitance is established it will be the same for all boards using the same specification crystal. the best way to measur e the crystal frequency is to measure the frequency of txclk (pin 28) using a frequency counter with a 1 second gate time. using the buffered output txclk prevents the crystal frequency from being affected by the measurement. the crystal specification is shown in the 25mhz crystal specification table. 25 mhz crystal specification table 25 mhz oscillator specification table 50 mhz oscillator specification table status interface the ics1894-40 has five multi-function configuration pins that report the phy status by providing signals that are intended for driving leds. configuration is set by bank0 register 20. specifications symbol minimum typical maximum unit fundamental frequency f0 24.99875 25.00000 25.00125 mhz freq. tolerance f/f 50 ppm input capacitance cin 3 pf specifications symbol minimum typical maximum unit output frequency f0 24.99875 25.00000 25.00125 mhz freq. stability (including aging) f/f 50 ppm duty cycle cmos level one-half vdd tw/t 35 65 % vih 2.79 volts vil 0.33 volts specifications symbol minimum typical maximum unit output frequency f0 49.9975 50.00000 50.0025 mhz freq. stability (including aging) f/f 50 ppm duty cycle cmos level one-half vdd tw/t 35 65 % vih 2.79 volts vil 0.33 volts
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 15 ics1894-40 rev j 020811 pins for monitoring the data link table note: 1. during either power-on reset or hardware reset, each multi-function configuration pin is an input that is sampled when the ics1894-40 exits the reset state. after sampling is complete, these pins are output pins that can drive status leds. 2. a software reset does not affect the state of a multi-function configuration pin. during a software reset, all multi-function configuration pins are outputs. 3. the p0/led0 and p1/iso/led1 pins must be pulled either up or down with an external resistor to establish the address of the ics1894-40. the p2/int, p3/rxd2 and p4/led2 pins have internal pull-up/ pull-down resistors. leds may be placed in series with these resistors to provide a designated status indicator as described in the pins for monitoring the data link table. use 1k resistors. caution: pins listed in the pins for monitoring the data link table must not float. 4. as outputs, the asserted state of a multi-function configuration pin is the inverse of the sense sampled during reset. this inversion provides a signal that can illuminate an led during an asserted state. for example, if a multi-function configuration pin is pulled down to ground through an led and a current-limiting resistor, then the sampled sense of the input is lo w. to illuminate this led for the asserted state, the output is driven high. 5. adding 10k resistors across the leds ensures the phy address is fully defined during slow vdd power-ramp conditions. the following figure shows typical biasing and led connections for the ics1894-40. the above circuit decodes the phy address = 17 pin led driven by the pin?s output signal p0/led0 link, activity, tx, rx, col, mode, dplx p1/iso/led1 link, activity, tx, rx, col, mode, dplx p4/led2 link, activity, tx, rx, col, mode, dplx led3 link, activity, tx, rx, col, mode, dplx si/led4 link, activity, tx, rx, col, mode, dplx ics1894-40 38 19 12 40 39 p4/led2 (always latched high) p3/rxd2 p2/int p1/iso/led1 p0/led0 led0 1k 10k vdd led1 1k 10k
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 16 ics1894-40 rev j 020811 register map register description register address register name basic / extended 0 control basic 1status basic 2,3 phy identifier extended 4 auto-negotiation advertisement extended 5 auto-negotiation link partner ability extended 6 auto-negotiation expansion extended 7 auto-negotiation next page transmit extended 8 auto-negotiation ne xt page link partner ability extended 9 through 15 reserved by ieee extended 16 through 31 vendor-specifi c (idt) registers extended bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex register 0 - control 0.15 reset no effect reset mode rw sc 0 3 0.14 loopback enable disable loopback mode enable loopback mode rw ? 0 0.13 speed select 1 10 mbps operation 100 mbps operation rw ? 1 0.12 auto-negotiation enable disable auto-negotiation enable auto-negotiation rw ? 1 0.11 low-power mode normal power mode low-power mode rw ? 0 1 0.10 isolate no effect isolate from mii rw ? 0 0.9 auto-negotiation restart no effect restart auto-negotiation rw sc 0 0.8 duplex mode half-duplex operation full-duplex operation rw ? 1 0.7 collision test no effect enable collision test rw ? 0 0 0.6 ieee reserved always 0 n/a ro ? 0? 0.5 ieee reserved always 0 n/a ro ? 0? 0.4 ieee reserved always 0 n/a ro ? 0? 0.3 ieee reserved always 0 n/a ro ? 0? 0 0.2 ieee reserved always 0 n/a ro ? 0? 0.1 ieee reserved always 0 n/a ro ? 0? 0.0 ieee reserved always 0 n/a ro ? 0?
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 17 ics1894-40 rev j 020811 register 1 - control 1.15 100base-t4 always 0. (not supported.) n/a ro ? 0 7 1.14 100base-tx full duplex mode not supported mode supported cw ? 1 1.13 100base-tx half duplex mode not supported mode supported cw ? 1 1.12 10base-t full duplex mode not supported mode supported cw ? 1 1.11 10base-t half duplex mode not supported mode supported cw ? 1 8 1.10 ieee reserved always 0 n/a cw ? 0? 1.9 ieee reserved always 0 n/a cw ? 0? 1.8 ieee reserved always 0 n/a cw ? 0? 1.7 ieee reserved always 0 n/a cw ? 0? 0 1.6 mf preamble suppression phy requires mf preambles phy does not require mf preambles ro ? 0 1.5 auto-negotiation complete auto-negotiation is in process, if enabled auto-negotiation is completed ro lh 0 1.4 remote fault no remote fault det ected remote fault detected ro lh 0 1.3 auto-negotiation ability n/a always 1: phy has auto-negotiation ability ro ? 1 9 1.2 link status link is invalid/down link is valid/established ro ll 0 1.1 jabber detect no jabber condit ion jabber condition detected ro lh 0 1.0 extended capability n/a always 1: phy has extended capabilities ro ? 1 register 2 - phy identifier 2.15 oui bit 3 | c n/a n/a cw ? 0 0 2.14 oui bit 4 | d n/a n/a cw ? 0 2.13 oui bit 5 | e n/a n/a cw ? 0 2.12 oui bit 6 | f n/a n/a cw ? 0 2.11 oui bit 7 | g n/a n/a cw ? 0 0 2.10 oui bit 8 | h n/a n/a cw ? 0 2.9 oui bit 9 | i n/a n/a cw ? 0 2.8 oui bit 10 | j n/a n/a cw ? 0 2.7 oui bit 11 | k n/a n/a cw ? 0 1 2.6 oui bit 12 | l n/a n/a cw ? 0 2.5 oui bit 13 | m n/a n/a cw ? 0 2.4 oui bit 14 | n n/a n/a cw ? 1 bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 18 ics1894-40 rev j 020811 2.3 oui bit 15 | o n/a n/a cw ? 0 5 2.2 oui bit 16 | p n/a n/a cw ? 1 2.1 oui bit 17 | q n/a n/a cw ? 0 2.0 oui bit 18 | r n/a n/a cw ? 1 register 3 - phy identifier 3.15 oui bit 19 | s n/a n/a cw ? 1 f 3.14 oui bit 20 | t n/a n/a cw ? 1 3.13 oui bit 21 | u n/a n/a cw ? 1 3.12 oui bit 22 | v n/a n/a cw ? 1 3.11 oui bit 23 | w n/a n/a cw ? 0 4 3.10 oui bit 24 | x n/a n/a cw ? 1 3.9 manufacturer?s model number bit 5 n/a n/a cw ? 0 3.8 manufacturer?s model number bit 4 n/a n/a cw ? 0 3.7 manufacturer?s model number bit 3 n/a n/a cw ? 0 5 3.6 manufacturer?s model number bit 2 n/a n/a cw ? 1 3.5 manufacturer?s model number bit 1 n/a n/a cw ? 0 3.4 manufacturer?s model number bit 0 n/a n/a cw ? 1 3.3 revision number bit 3 n/a n/a cw ? 0 0 3.2 revision number bit 2 n/a n/a cw ? 0 3.1 revision number bit 1 n/a n/a cw ? 0 3.0 revision number bit 0 n/a n/a cw ? 0 register 4 - auto-negotiation advertisement 4.15 next page next page not supported next page supported r/w ? 0 0 4.14 ieee reserved always 0 n/a cw ? 0? 4.13 remote fault locally, no faults detected local fault detected r/w ? 0 4.12 ieee reserved always 0 n/a cw ? 0? 4.11 ieee reserved always 0 n/a cw ? 0? 1 4.10 ieee reserved always 0 n/a cw ? 0? 4.9 100base-t4 always 0. (not supported.) n/a cw ? 0 4.8 100base-tx, full duplex do not advertise ability advertise ability r/w ? 1 bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 19 ics1894-40 rev j 020811 4.7 100base-tx, half duplex do not advertise ability advertise ability r/w ? 1 e 4.6 10base-t, full duplex do not advertise ability advertise ability r/w ? 1 4.5 10base-t half duplex do not advertise ability advertise ability r/w ? 1 4.4 selector field bit s4 ieee 802.3-specified default n/a cw ? 0 4.3 selector field bit s3 ieee 802.3-specified default n/a cw ? 0 1 4.2 selector field bit s2 ieee 802.3-specified default n/a cw ? 0 4.1 selector field bit s1 ieee 802.3-specified default n/a cw ? 0 4.0 selector field bit s0 n/a ieee 802.3-specified default cw ? 1 register 5 - auto-negotiation link partner ability 5.15 next page next page disabled next page enabled ro ? 0 0 5.14 acknowledge always 0 n/a ro ? 0 5.13 remote fault no faults detected remote fault detected ro ? 0 5.12 ieee reserved always 0 n/a ro ? 0? 5.11 ieee reserved always 0 n/a ro ? 0? 0 5.10 ieee reserved always 0 n/a ro ? 0? 5.9 100base-t4 always 0. (not supported.) n/a ro ? 0 5.8 100base-tx, full duplex link partner is not capable link partner is capable ro ? 0 5.7 100base-tx, half duplex link partner is not capable link partner is capable ro ? 0 0 5.6 10base-t, full duplex link partner is not capable link partner is capable ro ? 0 5.5 10base-t, half duplex link partner is not capable link partner is capable ro ? 0 5.4 selector field bit s4 ieee 802.3 defined. always 0. n/a ro ? 0 5.3 selector field bit s3 ieee 802.3 defined. always 0. n/a cw ? 0 0 5.2 selector field bit s2 ieee 802.3 defined. always 0. n/a cw ? 0 5.1 selector field bit s1 ieee 802.3 defined. always 0. n/a cw ? 0 5.0 selector field bit s0 n/a ieee 802.3 defined. always 1. cw ? 0 bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 20 ics1894-40 rev j 020811 register 6 - auto-negotiation expansion 6.15 ieee reserved always 0 n/a cw ? 0? 0 6.14 ieee reserved always 0 n/a cw ? 0? 6.13 ieee reserved always 0 n/a cw ? 0? 6.12 ieee reserved always 0 n/a cw ? 0? 6.11 ieee reserved always 0 n/a cw ? 0? 0 6.10 ieee reserved always 0 n/a cw ? 0? 6.9 ieee reserved always 0 n/a cw ? 0? 6.8 ieee reserved always 0 n/a cw ? 0? 6.7 ieee reserved always 0 n/a cw ? 0? 0 6.6 ieee reserved always 0 n/a cw ? 0? 6.5 ieee reserved always 0 n/a cw ? 0? 6.4 parallel detection fault no fault multiple technologies detected ro lh 0 6.3 link partner next page able link partner is not next page able link partner is next page able ro ? 0 4 6.2 next page able local device is not next page able local device is next page able ro ? 1 6.1 page received next page not received next page received ro lh 0 6.0 link partner auto-negotiation able link partner is not auto-negotiation able link partner is auto-negotiation able ro ? 0 register 7 - auto-negotiation next page transmit 7.15 next page last page additional pages follow rw ? 0 2 7.14 ieee reserved always 0 n/a ro ? 0? 7.13 message page unformatted page message page rw ? 1 7.12 acknowledge 2 cannot comply with message can comply with message rw ? 0 7.11 toggle previous link code word was zero previous link code word was one ro ? 0 0 7.10 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message rw ? 0 7.9 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message rw ? 0 7.8 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message rw ? 0 bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 21 ics1894-40 rev j 020811 7.7 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message rw ? 0 0 7.6 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message rw ? 0 7.5 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message rw ? 0 7.4 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message rw ? 0 7.3 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message rw ? 0 1 7.2 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message rw ? 0 7.1 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message rw ? 0 7.0 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message rw ? 1 register 8 - auto-negotiation next page link partner ability 8.15 next page last page additional pages follow ro ? 0 0 8.14 ieee reserved always 0 n/a ro ? 0? 8.13 message page unformatted page message page ro ? 0 8.12 acknowledge 2 cannot comply with message can comply with message ro ? 0 8.11 toggle previous link code word was zero previous link code word was one ro ? 0 0 8.10 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message ro ? 0 8.9 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message ro ? 0 8.8 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message ro ? 0 8.7 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message ro ? 0 0 8.6 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message ro ? 0 8.5 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message ro ? 0 8.4 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message ro ? 0 bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 22 ics1894-40 rev j 020811 8.3 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message ro ? 0 0 8.2 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message ro ? 0 8.1 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message ro ? 0 8.0 message code field /unformatted code field bit value depends on the particular message bit value depends on the particular message ro ? 0 register 9 through 15 - reserved by ieee register 16 - extended control register 16.15 command override write enable disabled enabled rw sc 0 ? 16.14 ics reserved reserved reserved rw/0 ? 0 16.13 ics reserved reserved reserved rw/0 ? 0 16.12 ics reserved reserved reserved rw/0 ? 0 16.11 ics reserved reserved reserved rw/0 ? 0 ? 16.10 phy address bit 4 ro ? 1 16.9 phy address bit 3 ro ? l 16.8 phy address bit 2 ro ? l 16.7 phy address bit 1 ro ? l ? 16.6 phy address bit 0 ro ? l 16.5 stream cipher test mode normal operation test mode rw ? 0 16.4 ics reserved read unspecified read unspecified rw/0 ? ? 16.3 nrz/nrzi encoding nrz encoding nrzi encoding rw ? 1 8 16.2 transmit invalid codes disabled enabled rw ? 0 16.1 ics reserved read unspecified read unspecified rw/0 ? 0 16.0 stream cipher disable stream cipher enabled stream cipher disabled rw ? 0 register 17 - quick poll detailed status register 17.15 data rate 10 mbps 100 mbps ro ? ? ? 17.14 duplex half duplex full duplex ro ? ? 17.13 auto-negotiation progress monitor bit 2 reference decode table reference decode table ro lm x 0 17.12 auto-negotiation progress monitor bit 1 reference decode table reference decode table ro lm x 0 bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 23 ics1894-40 rev j 020811 17.11 auto-negotiation progress monitor bit 0 reference decode table reference decode table ro lm x 00 17.10 100base-tx signal lost valid signal signal lost ro lh 0 17.9 100basepll lock error pll locked pll failed to lock ro lh 0 17.8 false carrier detect normal carrier or idle false carrier ro lh 0 17.7 invalid symbol detected valid symbol s observed invalid symbol received ro lh 0 0 17.6 halt symbol detected no halt symbol received halt symbol received ro lh 0 17.5 premature end detected normal da ta stream stream contained two idle symbols ro lh 0 17.4 auto-negotiation complete auto-negotiation in process auto-negotiation complete ro ? 0 17.3 100base-tx signal detect signal present no signal present ro ? 1 8 17.2 jabber detect no jabber de tected jabber detected ro lh 0 17.1 remote fault no remote fault detected remote fault detected ro lh 0 17.0 link status link is not valid link is valid ro ll 0 register 18 - 10base-t operations register 18.15 remote jabber detect no remote jabber condition detected remote jabber condition detected ro lh 0 ? 18.14 polarity reversed normal po larity polarity reversed ro lh 0 18.13 data bus mode bit18.13 is latched pin rxtri bit18.12 is latched si [1x]=rmii mode [01]=si mode (serial interface mode) [00]=mii mode r0 ? ? 18.12 r0 ? l 18.11 amdixen amdix disable amdix enable rw ? l ? 18.10 rxtri rx output enable rx tri- state for mii/rmii interface rw ? l 18.9 regen vender reserved register access enable vender reserved register (byte25~byte31) access disable rw ? l 18.8 tm_switch switch tmux2 to tmux1, test control rw ? 0 18.7 idt reserved read unspecified read unspecified rw/0 ? ? ? 18.6 idt reserved read unspecified read unspecified rw/0 ? ? 18.5 jabber inhibit normal jabber behavior jabber check disabled rw ? 0 18.4 idt reserved read unspecified read unspecified rw/1 ? 1 bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 24 ics1894-40 rev j 020811 18.3 auto polarity inhibit polarity automatically corrected polarity not automatically corrected rw ? 0 0 18.2 sqe test inhibi t normal sqe test behavior sqe test disabled rw ? 0 18.1 link loss inhibit normal link loss behavior link always = link pass rw ? 0 18.0 squelch inhibit normal squelch behavior no squelch rw ? 0 register 19 - extended control register 19.15 node mode node mode repeater mode rw ? l ? 19.14 hardware/software mode speed select use bit00.13 to select speed use real time input pin 22 only to select speed rw ? l 19.13 remote fault no faults det ected remote fault detected ro ? 0 19.12 register bank select [01]=bank1, a ccess register0x00~0x13 and registers 0x14~0x1f [00]=bank0, access register0x00~0x13, new defined registers 0x14~0x25 [1x]=bank0, same as [00] rw ? 0 19.11 rw ? 0 2 19.10 idt reserved read unspecified read unspecified ro ? 0 19.9 amdix_en see table on page 11 see table on page 11 rw ? 1 19.8 mdi_mode see table on page 11 see table on page 11 rw ? 0 19.7 twisted pair tri-state enable, tptri twisted pair signals are not tri-stated or no effect twisted pair signals are tri-stated rw ? 0 0 19.6 ics reserved reserved reserved rw ? 0 19.5 ics reserved reserved reserved rw ? 0 19.4 ics reserved reserved reserved rw ? 0 19.3 ics reserved reserved reserved rw ? 0 1 19.2 ics reserved reserved reserved rw ? 0 19.1 ics reserved reserved reserved rw ? 0 19.0 automatic 100base-tx power down do not automatically power down power down automatically rw ? 1 register 20 - extended control register 20.15 str_enhance normal digital output strength enhance digital output strength in 1.8v condition rw 0 3 20.14 fast-off disable the function enable fast-off circuit rw ? 0 20.13 led4 mode 00=receive data 01=collision 10=fullduplex 11=off (default led4) rw ? 1 20.12 1 bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 25 ics1894-40 rev j 020811 20.11 led3 mode 000 = link integrity 001 = activity/no activity 010 = transmit data 011 = receive data 100 = collision 101 = 100/10 mode 110 = full duplex 111 = off (default led3) rw ? 1 f 20.10 1 20.9 1 20.8 led2 mode 000 = link integrity 001 = activity/no activity 010 = transmit data 011 = receive data 100 = collision 101 = 100/10 mode 110 = full duplex 111 = off (default led2) rw 1 20.7 1 e 20.6 1 20.5 led1 mode 000 = link integrity 001 = activity/no activity 010 = transmit data 011 = receive data 100 = collision 101 = 100/10 mode (default led1) 110 = full duplex 111 = off rw 1 20.4 0 20.3 1 9 20.2 led0 mode 000 = link integrity 001 = activity/no activity (default led0) 010 = transmit data 011 = receive data 100 = collision 101 = 100/10 mode 110 = full duplex 111 = link_stat rw 0 20.1 0 20.0 1 register 21 - extended control register 21.15:0 rxer_cnt receive error count for rmii mode rw 0 register 22 - extended control register 22.15 interrupt output enable disable inte rrupt output enable interrupt output rw 0 0 22.14 interrupt flag read clear enable interrupt flag clear by read disable interrupt flag clear by read enable rw 0 22.13 interrupt polarity output low when interrupt occur output high when interrupt occur rw 0 22.12 interrupt flag auto clear enable interrupt flag unchanged when interrupt condition removed interrupt flag cleared when interrupt condition removed rw 0 bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 26 ics1894-40 rev j 020811 22.11 interrupt flag re-setup enable interrupt flag always cleared when write 1 to flag bit interrupt flag remains unchanged when interrupt condition exists when a 1 is written to flag bit. rw 0 0 22.10 interrupt enable disable deep power down wake up interrupt enable deep power down wake up interrupt rw 0 22.9 interrupt enable disable deep power down interrupt enable deep power down interrupt rw 0 22.8 interrupt enable disable auto-negotiation complete interrupt enable auto-negotiation complete interrupt rw 0 22.7 interrupt enable disable jabber interrupt enable jabber interrupt rw 0 0 22.6 interrupt enable disable receive error interrupt enable receive error interrupt rw 0 22.5 interrupt enable disable page received interrupt enable page received interrupt rw 0 22.4 interrupt enable disable parallel detect fault interrupt enable parallel detect fault interrupt rw 0 22.3 interrupt enable disable link partner acknowledge interrupt enable link partner acknowledge interrupt rw 0 0 22.2 interrupt enable disable link down interrupt enable link down interrupt rw 0 22.1 interrupt disable remote fault interrupt enable remote fault interrupt rw 0 22.0 enable disable link up interrupt enable link up interrupt rw 0 register 23 - extended control register 23.15:11 reserved reserved ro 0 0 23.10 deep power down wake up interrupt deep power down wake up did not occur deep power down wake up occurred ro/sc 0 0 23.9 deep power down interrupt deep power down did not occur deep power down occurred ro/sc 0 23.8 auto-negotiation interrupt auto-negotiation complete did not occur auto-negotiation complete occurred ro/sc 0 23.7 jabber interrupt jabber did not occur jabber occurred ro/sc 0 0 23.6 receive error interrupt receive error did not occur receive error occurred ro/sc 0 23.5 page receive interrupt page receive did not occur page receive occurred ro/sc 0 23.4 parallel detect fault interrupt parallel detect fault did not occur parallel detect fault occurred ro/sc 0 bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 27 ics1894-40 rev j 020811 23.3 link partner acknowledge interrupt link partner acknowledge did not occur link partner acknowledge occurred ro/sc 0 0 23.2 link down interrupt link down did not occur link down occurred ro/sc 0 23.1 remote fault interrupt remote fault did not occur remote fault occurred ro/sc 0 23.0 link up interrupt link up did not occur link up occurred ro/sc 0 register 24 - extended control register 24.15:12 fifo half rmii fifo half fu ll bits ((n+3)*2 bit), rmii rw 2 2 24.11:9 reserved reserved rw 0 0 24.8 deep power down enable deep power down(dpd) disable deep power down(dpd) enable rw 0 24.7 tpll10_100 dpd enable don't power down 10/100 pll in dpd mode controlled auto power down10/100 pll in dpd mode rw 0 0 24.6 rx 100 dpd enable don't power down rx block in dpd mode controlled auto power down of rx block in dpd mode rw 0 24.5 admix_tx dpd enable don't power down admix_dac block in dpd mode control auto power down of admix_dac block in dpd mode rw 0 24.4 cdr100_cdr dpd enable don't power down in dpd mod control auto power down of cdr block in dpd mode rw 0 24.3:0 reserved reserved reserved 00 bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 28 ics1894-40 rev j 020811 note 1: ignored if auto negotiation is enabled. note 2: cw = command override write lh = latching high ll = latching low lmx = latching maximum ro = read only rw = read/write rw/0 = read/write zero rw/1 = read/write one sc = self-clearing sf = special functions note 3: l = latched on power-up/hardware reset ? as per the ieee std 802.3u, during any write operation to any bi t in this register, the sta must write the default value to a ll reserved bits. register 25 - extended control register 25.15:12 reserved reserved rw 0 0 25.11 reserved reserved rw 0 6 25.10 add_bias disable enable rw 1 25.9 tx10bias_set the normal output current of the bias block for 10baset is 540ua. changing the register can modify the current with a step size of 5% 000: output 80% current 001: output 85% current 010: output 90% current 011: output 95% current 100: output 100% current 101: output 105% current 110: output 110% current 111: output 115% current rw 1 25.8 0 25.7 04 25.6 tx100bias_set the normal output current of the bias block for 100basetx is 180ua. changing the register can modify the current with a step size of 5% 000: output 80% current 001: output 85% current 010: output 90% current 011: output 95% current 100: output 100% current 101: output 105% current 110: output 110% current 111: output 115% current rw 1 25.5 0 25.4 0 25.3 outdly_ctl this register controls the delay time of the digital control signal for xmit_dac. 00: longest delay time (same as original design) 01: long delay time 10: short delay time 11: shortest delay time rw 0 1 25.2 25.1 rx_set the output current of bias block for rx block is 108a. the register can change the current with a step about 16.5% 00: output 83.5% current 01: output 100% current 10: output 116.5% current 11: output 133% current changing this value may modify the rx block performance rw 0 25.0 1 register 26 - 31 - extended control register (reserved) bit definition when bit = 0 when bit = 1 access 2 sf 2 default 3 hex
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 29 ics1894-40 rev j 020811 dc and ac oper ating conditions absolute maximum ratings stresses above the ratings listed below can cause perman ent damage to the ics1894-40. these ratings, which are standard values for idt commercially rated parts, are stress ratings only. functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for exte nded periods can affect product reliability. electrical parameters are guaranteed only over the recommended operating temperature range. recommended operating conditions parameter rating vdd (measured to vss) -0.3 v to 3.6v digital inputs / outputs -0.3 v to vdd +0.3 v storage temperature -55 c to +150 c junction temperature 125 c soldering temperature 260 c power dissipation see section ?dc operat ing conditions for supply current? parameter symbol min. max. units ambient operating temperature - commercial t a 0+70 c ambient operating temperature - industrial t a -40 +85 c power supply voltage (measured to vss) vdd +3.14 +3.47 v
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 30 ics1894-40 rev j 020811 recommended component values ics1894-40 tcsr parameter minimum typical maximum tolerance units tcsr resistor value ? 1.82k to gnd 18.2k to vdd ?1% led resistor value 1k ? note: 1. the bias resistor network sets the 10bas et and 100basetx output amplitude levels. 2. amplitude is directly related to current sourced out of the tcsr pin. 3. resistor values shown above are typical. user should check amplitudes and adjust for transformer effects. 4. the 18.2k resistor provides negative feedback to compensate for vdd changes. reducing the value of this resistor will lower the 100baset amplitude. reducing the value of the resistor to ground on the other hand will increase the ou tput signal amplitude. ics1894-40 89 vdd tcsr vdd 18.2k 1% 1.82k 1%
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 31 ics1894-40 rev j 020811 dc operating characteris tics for supply current the table below lists the dc operating characteristics for the supply current to the ics1894-40 under various conditions. deep power down curr ent consumption table condition vddio (v) vdd and vddd (v) current (ma) (typical) autonegotiation 3.3 3.3 68 1.8 3.3 66 100basetx fd and linked 3.3 3.3 102 10basetx fd and linked 3.3 3.3 97 power down (reg0:11 = 1) 3.3 3.3 16 case 1 case 2 case 3 case 4 case 5 register 24:8 dpd enable register 24:7 tpll_100 dpd enable register 24:6 rx_100 dpd enable register 24:5 admix_tx dpd enable register 24:4 cdr100_cdr dpd enable current (ma) (typical) 68 39 26 24 16
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 32 ics1894-40 rev j 020811 dc operating characteristi cs for inputs and outputs unless otherwise specified, the table below lists the 3. 3v/1.8 v dc operating characteristics of the ics1894-40 inputs and outputs. for 3.3 v signals for 1.8 v signals parameter symbol conditions min. max. units input high voltage v ih 2.0 ? v input low voltage v il ?0.8v output high voltage v oh i oh = ?4 ma 2.4 ? v output low voltage v ol i ol = +4 ma ? 0.4 v parameter symbol conditions min. max. units input high voltage v ih 0.8 ? v input low voltage v il ?0.7v output high voltage v oh i oh = ?4 ma 1.6 ? v output low voltage v ol i ol = +4 ma ? 0.1 v
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 33 ics1894-40 rev j 020811 dc operating characteristics for ref_in the table below lists the 3.3v dc characteristics for the ref_in pin. dc operating character istics for mii pins the table below lists dc operating characteristics for the media independent interface (mii) for the ics1894-40. timing diagrams timing for clock refe rence (ref_in) pin the table below lists the significant time periods fo r signals on the clock reference (ref_in) pin. the ref_in timing diagram figure shows the timing diagram for the time periods. ref_in timing diagram parameter symbol min. max. units input high voltage v ih 2.97 ? v input low voltage v il ?0.33 v parameter conditions min. typ. max. units mii input pin capacitance ? ? ? 8 pf mii output pin capacitance ? ? ? 14 pf mii output drive impedance vddio = 3.3v ? 20 ? time period parameter conditions min. typ. max. units t1 ref_in duty cycle (mii) ? 45 50 55 % t2 ref_in period (mii) ? ? 40 ? ns t1 ref_in duty cycle (rmii) ? 45 50 55 % t2 ref_in period (rmii) ? ? 20 ? ns ref_in t1 t2
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 34 ics1894-40 rev j 020811 timing for transmit clock (txclk) pin the table below lists the significant time periods for signals on the transmit clock (txclk) pin. the transmit clock timing diagram figure shows the timing diagram for the time periods. transmit clock timing diagram timing for receive clock (rxclk) pin the table below lists the significant time periods for signals on the receive clock (rxclk) pin. the receive clock timing diagram figure shows the timing diagram for the time periods. receive clock timing diagram time period parameter conditions min. typ. max. units t1 txclk duty cycle ? 35 50 65 % t2a txclk period 100m mii (100base-tx) ? 40 ? ns t2b txclk period 10m mii (10base-t) ? 400 ? ns t1 t2x txclk time period parameter conditions min. typ. max. units t1 rxclk duty cycle ? 35 50 65 % t2a rxclk period 100m mii (100base-tx) ? 40 ? ns t2b rxclk period 10m mii (10base-t) ? 400 ? ns rxclk t1 t2
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 35 ics1894-40 rev j 020811 100m mii: synchronous transmit timing the table below lists the significant time periods for the 100m mii interface synchronous transmit timing. the time periods consist of timings of signals on the following pins: ? txclk ? txd[3:0] ? txen ? txer the 100m mii/100m stream interface synchronous transmit timing diagram figure shows the timing diagram for the time periods. 100m mii/100m stream interface synchronous transmit timing diagram 10m mii: synchronous transmit timing the table below lists the significant time periods for th e 10m mii synchronous transmit timing. the time periods consist of timings of signals on the following pins: ? txclk ? txd[3:0] ? txen ? txer the 10m mii synchronous transmit timing diagram figure shows the timing diagram for the time periods. time period parameter conditions min. typ. max. units t1 txd[3:0], txen, txer setup to txclk rise ? 15 ? ? ns t2 txd[3:0], txen, txer hold after txclk rise ? 0 ? ? ns t1 t2 txclk txd[3:0] txen txer time period parameter conditions min. typ. max. units t1 txd[3:0], txen, txer setup to txclk rise ? 375 ? ? ns t2 txd[3:0], txen, txer hold after txclk rise ? 0 ? ? ns
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 36 ics1894-40 rev j 020811 10m mii synchronous transmit timing diagram 100m/mii media independent interf ace: synchronous receive timing the table below lists the significant time periods for the mii/100m stream interface synchronous receive timing. the time periods consist of timings of signals on the following pins: ? rxclk ? rxd[3:0] ? rxdv ? rxer the mii interface: synchr onous receive timing figure shows the timing diagram for the time periods. mii interface: synchronous receive timing time period parameter min. typ. max. units t1 rxd[3:0], rxdv, and rxer setup to rxclk rise 10.0 ? ? ns t2 rxd[3:0], rxdv, and rxer hold after rxclk rise 10.0 ? ? ns t1 t2 txclk txd[3:0] txen txer t1 t2 rxclk rxd[3:0] rxdv rxer
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 37 ics1894-40 rev j 020811 mii management interface timing the table below lists the significant time periods for the mi i management interface timing (which consists of timings of signals on the mdc and mdio pins). the mii management interface timing diagram figure shows the timing diagram for the time periods. mii management interface timing diagram time period parameter conditions min. typ. max. units t1 mdc minimum high time ? 160 ? ? ns t2 mdc minimum low time ? 160 ? ? ns t3 mdc period ? 400 ? ? ns t4 mdc rise time to mdio valid ? 0 ? 300 ns t5 mdio setup time to mdc ? 10 ? ? ns t6 mdio hold time after mdc ? 10 ? ? ns mdc mdio (output) mdc mdio (input) t1 t2 t3 t4 t5 t6
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 38 ics1894-40 rev j 020811 10m media independent in terface: receive latency the table below lists the significant time periods for the 10m mii timing. the time periods consist of timings of signals on the following pins: ? tp_rx (that is, the mii tp_rxp and tp_rxn pins) ? rxclk ? rxd the 10m mii receive latency timing diagram shows the timing diagram for the time periods. 10m mii receive latency timing diagram time period parameter conditions min. typ. max. units t1 first bit of /5/ on tp_rx to /5/d/ on rxd 10m mii ? 6.5 7 bit times ? manchester encoding is not shown. 5 5 d 5 t1 tp_rx ? rxclk rxd
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 39 ics1894-40 rev j 020811 10m media independent interface: tra nsmit latency the table below lists the significant time periods for the 10m mii transmit latency. the time periods consist of timings of signals on the following pins: ? txen ? txclk ? txd (that is, txd[3:0]) ? tp_tx (that is, tp_txp and tp_txn) the 10m mii transmit latency timing diagram shows the timing diagram for the time periods. 10m mii transmit latency timing diagram time period parameter conditions min. typ. max. units t1 txd sampled to mdi output of first bit 10m mii ? 1.2 2 bit times txclk txen txd ? manchester encoding is not shown. 55 5 t1 tp_tx ?
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 40 ics1894-40 rev j 020811 100m / mii media independent in terface: transmit latency the table below lists the significant time periods for the mii/100 stream interface transmit latency. the time periods consist of timings of signals on the following pins: ? txen ? txclk ? txd (that is, txd[3:0]) ? tp_tx (that is, tp_txp and tp_txn) the mii/100m stream interface transmit latency timing diagram shows the timing diagram for the time periods. ? the ieee maximum is 18 bit times. mii/100m stream interface transmit latency timing diagram time period parameter conditions min. typ. max. units t1 txen sampled to mdi output of first bit of /j/ ? mii mode ? 2.8 3 bit times txen txclk txd tp_tx ? ? shown unscrambled. t1 preamble /k/ preamble /j/
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 41 ics1894-40 rev j 020811 100m mii: carrier assertion/de-asserti on (half-duplex transmission) the table below lists the significant time periods for the 1 00m mii carrier assertion/de-assertion during half-duplex transmission. the time periods consist of timings of signals on the following pins: ? txen ? txclk ? crs the 100m mii carrier assertion/de-assertion timing diagram (half-duplex transmission only) shows the timing diagram for the time periods. 100m mii carrier assertion/de-assertion timing diagram (half-duplex transmission only) time period parameter conditions min. typ. max. units t1 txen sampled a sserted to crs assert 0 3 4 bit times t2 txen de-asserted to crs de-asserted 0 3 4 bit times t2 t1 txen txclk crs
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 42 ics1894-40 rev j 020811 10m mii: carrier assertion/de-a ssertion (half-duplex transmission) the table below lists the significant time periods for the 10m mii carrier assertion/de-assertion during half-duplex transmission. the time periods consist of timings of signals on the following pins: ? txen ? txclk ? crs the 10m mii carrier assert ion/de-assertion timing diagram (half-duplex transmission only) shows the timing diagram for the time periods. 10m mii carrier assertion/de-assertion timing diagram (half-duplex transmission only) time period parameter conditions min. typ. max. units t1 txen asserted to crs assert 0 ? 2 bit times t2 txen de-asserted to crs de-asserted 0 2 4 bit times t2 t1 txen txclk crs
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 43 ics1894-40 rev j 020811 100m mii media independent in terface: receive latency the table below lists the significant time periods for the 100m mii/100m stream interface receive latency. the time periods consist of timings of signals on the following pins: ? tp_rx (that is, tp_rxp and tp_rxn) ? rxclk ? rxd (that is, rxd[3:0]) the 100m mii/100m stream interface: receive latency timing diagram shows the timing diagram for the time periods. 100m mii/100m stream interface: receive latency timing diagram time period parameter conditions min. typ. max. units t1 first bit of /j/ into tp_rx to /j/ on rxd 100m mii ? 16 17 bit times rxclk tp_rx ? ? shown unscrambled. rxd t1
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 44 ics1894-40 rev j 020811 100m media independent inte rface: input-to-carrier assertion/de-assertion the table below lists the significant time periods for the 100m mdi input-to-carrier assertion/de-assertion. the time periods consist of timings of signals on the following pins: ? tp_rx (that is, tp_rxp and tp_rxn) ? crs ? col the 100m mdi input to carrier assertion/de-assertion timing diagram shows the timing diagram for the time periods. ? the ieee maximum is 20 bit times. ? the ieee minimum is 13 bit times, and the maximum is 24 bit times. 100m mdi input to carrier assertion/de-assertion timing diagram time period parameter conditions min. typ. max. units t1 first bit of /j/ into tp_rx to crs assert ? ? 10 ? 14 bit times t2 first bit of /j/ into tp_rx while transmitting data to col assert ? half-duplex mode 9 ? 13 bit times t3 first bit of /t/ into tp_rx to crs de-assert ? ?13?18bit times t4 first bit of /t/ received into tp_rx to col de-assert ? half-duplex mode 13 ? 18 bit times t1 t2 t3 t4 first bit first bit of /t/ ? shown unscrambled. tp_rx ? crs col
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 45 ics1894-40 rev j 020811 reset: power-on reset the table below lists the significant time periods for the power-on reset. the time periods consist of timings of signals on the following pins: ? vdd ? txclk the power-on reset timing diagram shows the timing diagram for the time periods. power-on reset timing diagram time period parameter conditions min. typ. max. units t1 vdd 2.7 v to reset complete ? 40 45 500 ms txclk valid vdd 2.7 v t1
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 46 ics1894-40 rev j 020811 reset: hardware reset and power-down the table below lists the significant time periods for the hardware reset and power-down reset. the time periods consist of timings of signals on the following pins: ? ref_in ? resetn ? txclk the hardware reset and powe r-down timing diagram shows the timing diagram for the time periods. hardware reset and power-down timing diagram time period parameter conditions min. typ. max . units t1 resetn active to device isol ation and initialization ? ? 60 ? ns t2 minimum resetn pulse width ? 200 ? ns t3 resetn released to txclk valid ? ? 35 500 ms ref_in resetn t1 t2 t3 txclk valid power consumption (ac only)
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 47 ics1894-40 rev j 020811 10base-t: heartbeat timing (sqe) the table below lists the significant time periods for the 10base-t heartbeat (that is, the signal quality error). the time periods consist of timings of signals on the following pins: ? txen ? txclk ? col the 10base-t heartbeat (sqe) timing diagram shows the timing diagram for the time periods. note: 1. for more information on 10base-t sqe operations, see the section ?10base-t operation: sqe test?. 2. in 10base-t mode, one bit time = 100 ns. 10base-t heartbeat (sqe) timing diagram time period parameter conditions min. typ. max. units t1 col heartbeat assertion delay from txen de-assertion 10base-t half duplex ? 850 1500 ns t2 col heartbeat assertion duration 10base-t half duplex ? 1000 1500 ns t2 t1 txen txclk col
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 48 ics1894-40 rev j 020811 10base-t: jabber timing the table below lists the significant time periods for the 10base-t jabber. the time periods consist of timings of signals on the following pins: ? txen ? tp_tx (that is, tp_txp and tp_txn) ? col the 10base-t jabber timing diagram shows the timing diagram for the time periods. note: for more information on 10base-t jabber operations, see the section, ?10base-t operation: jabber?. 10base-t jabber timing diagram time period parameter conditions min. typ. max. units t1 jabber activation time 10base-t half duplex 20 ? 35 ms t2 jabber de-activation time 10 base-t half duplex 300 ? 325 ms txen tp_tx col t1 t2
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 49 ics1894-40 rev j 020811 10base-t: normal link pulse timing the table below lists the significant time periods for the 10 base-t normal link pulse (which consists of timings of signals on the tp_txp pins). the 10base-t normal link pulse timing diagram shows the timing diagram for the time periods. 10base-t normal link pulse timing diagram time period parameter conditions min. typ. max. units t1 normal link pulse width 10base-t ? 100 ? ns t2 normal link pulse to normal link pulse period 10base-t 8 20 25 ms t1 t2 tp_txp
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 50 ics1894-40 rev j 020811 auto-negotiation fast link pulse timing the table below lists the significant time periods for th e ics1894-40 auto-negotiation fast link pulse. the time periods consist of timings of signals on the following pins: ? tp_txp ? tp_txn the auto-negotiation fast link pulse timing diagram shows the timing diagram for one pair of these differential signals, for example tp_txp minus tp_txn. auto-negotiation fast link pulse timing diagram time period parameter conditions min. typ. max. units t1 clock/data pulse width ? ? 90 ? ns t2 clock pulse-to-data pulse timing ? 55 60 70 s t3 clock pulse-to-clock pulse timing ? 110 125 140 s t4 fast link pulse burst width ? ? 5 ? ms t5 fast link pulse burst to fast link pulse burst ? 10 15 25 ms t6 number of clock/data pulses in a burst ? 15 20 30 pulses clock pulse clock pulse data pulse t1 t3 t2 t4 t5 t1 flp burst flp burst differential twisted pair transmit signal differential twisted pair transmit signal
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 51 ics1894-40 rev j 020811 rmii timing marking diagram (industrial) m arking diagram (commercial) notes: 1. ?l? or ?lf? designates pb (lead) free, rohs compliant. 2. ?i? designates industrial temperature range. 3. ?yyww? designates date code. 4. ?origin? desigantes counrty of origin. 5. ?######? desigantes the lot number. time param description min. typ. max. units tcyc clock cycle ? 20 ns t1 setup time 4 ns t2 hold time 2 ns t cyc t1 t2 transmit timing refclk tx_en txd[1:0] ics 1894ki40l yyww origin ###### ics 1894k40lf yyww origin ######
ics1894-40 10base-t/100base-tx integrated phyceiver with rmii interface phyceiver idt? 10base-t/100base-tx integrated phyceiver with rmii interface 52 ics1894-40 rev j 020811 package outline and package dimensions (40-pin 6mm x 6mm qfn) package dimensions are kept current with jedec publication no. 95 ordering information "lf" suffix to the part number are the pb -free configuration and are rohs compliant. while the information presented herein has been checked for both accuracy and reliability, integrated device technology (idt) a ssumes no responsibility for either its use or for the infringement of any paten ts or other rights of third parties, which would resul t from its use. no other circuits, patents, or licenses are im plied. this product is intended for use in normal commercial applications. any other applications such as those requiring extended temperature range, high reliab ility, or other extraordinary environmental requirements are not recommended without additional processing by idt. idt reserves th e right to change any circuitry or specifications without noti ce. idt does not authorize or warrant any idt product for use in life support devices or critical medical instruments. millimeters symbol min max a0.801.00 a1 0 0.05 a3 0.25 reference b0.180.30 e 0.50 basic n40 n d 10 n e 10 d x e basic 6.00 x 6.00 d2 1.75 4.80 e2 1.75 4.80 l0.300.50 part / order number marking shipping packaging package temperature 1894ki-40lf see page 51 tubes 40-pin qfn -40 to +85 c 1894ki-40lft tape and reel 40-pin qfn -40 to +85 c 1894k-40lf see page 51 tubes 40-pin qfn 0 to +70 c 1894k-40lft tape and reel 40-pin qfn 0 to +70 c sawn singulation 1 2 n e d index area top view seating plane a3 a1 c a l e2 e2 2 d2 d2 2 e c 0.08 (ref) n d & n e odd (ref) n d & n e even (n d -1)x (ref) e n 1 2 b thermal base (typ) if n d & n e are even (n e -1)x (ref) e e 2
? 2010 integrated device technology, inc. all rights reserved. product specifications subject to change without notice. idt, ic s, and the idt logo are trademarks of integrated device technology, inc. accelerated thinking is a service mark of integrated device technology, inc. all other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. printed in usa corporate headquarters integrated device technology, inc. www.idt.com for sales 800-345-7015 408-284-8200 fax: 408-284-2775 for tech support www.idt.com/go/clockhelp innovate with idt and accelerate your future netw orks. contact: www.idt.com ics1894-40 10base-t/100base-tx integrated phyc eiver with rmii interface phyceiver

▲Up To Search▲

Price & Availability of ICS1894-4011

	To Download ICS1894-4011 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .